I. INTRODUCTION

N
ONRENEWABLE energy sources continue to be consumed and fossil fuel related emissions continue to increase pollution [1] - [3] . With regard to transport, the development of clean-energy vehicles can have a major impact on improving air quality (especially in cities) as well as reducing other fossil fuel related problems [4] - [6] . The fuel cell vehicle is an important type of the clean-energy vehicle and its obvious advantage is that it provides clean propulsion power with zero emission, as well as higher energy utilization [7] - [9] . However, the fuel cell usually has a current source characteristic with low output voltage and high output current. In addition, it is difficult to use it to supply an inverter to drive a vehicle, due to its soft output characteristic [10] - [12] . Therefore, it must be interfaced to the dc-link bus of the inverter through a step-up dc-dc converter with a wide range of voltage-gain. The wide gap in voltage levels between the fuel cell stack and the dc-link bus can be matched, and stable dc-link bus voltage can also be obtained.
Usually the conventional boost two-level dc-dc converter is employed due to its simple structure [13] , [14] , but it suffers from disadvantages including limited voltage-gain and high voltage stress for its power semiconductors. To alleviate the problem of mismatched voltage levels, the rated voltage of the fuel cell stack has to be increased (increasing the difficulty of assembling the fuel cell stack). At the same time, power semiconductors with higher rated blocking voltage need to be employed and consequently the conduction losses can be improved. In order to reduce the high voltage stress of power semiconductors, boost three-level dc-dc converters have been proposed, and then the voltage stress can be reduced by half [15] - [17] . However, there remain two essential problems concerning the interface between the fuel cell stack and the dc-link bus, namely the same limited voltage-gain with that of the boost two-level converter and the complicate control required for the flying-capacitor voltage balance of the boost three-level converter, especially the voltage imbalance of the flying-capacitor in the transient state [18] -this latter may cause power semiconductor failure. It is therefore necessary to solve these problems for fuel cell vehicles, which use the boost three-level dc-dc converter with a flying capacitor.
As for the nonisolated step-up dc-dc converters with high voltage-gain, the voltage multiplier circuits are adopted to extend the voltage-gain [19] . The switched-inductor structures for step-up dc-dc converters can also obtain high voltage-gain, as well as the switched-capacitor dc-dc converters [20] , [21] . However, these step-up dc-dc converters with high voltage-gain are too complex to reduce their cost and size. The quadratic boost dc-dc converter can also achieve a high voltage-gain [22] . However, the power semiconductors of the output side (the high voltage side) suffer from high voltage stresses (due to the high output voltage), and create a high dv/dt during switching. Although a large conversion ratio interleaved boost dc-dc converter using two stages in parallel and one series multiplier stage can convert 24 to 200 V [23] , there are still two diodes in the multiplier stage which suffer from the full output voltage stress. A family of diode-coupled-winding boost dc-dc converters with a high voltage-gain can perform better than their active-clamp counterparts due to recycled leakage energy [24] , achieving a maximum efficiency about 91.7%. Based on [23] and [24] , a high voltage-gain interleaved boost dc-dc converter magnetically coupled to a voltage-double circuit was proposed in [25] . In addition, another high voltage-gain boost dc-dc converter can obtain higher efficiency, which is based on the three-state commutation cell with additional two transformers (six windings) [26] .
Z source net has been applied in the traditional step-up dc-dc converters to achieve the higher voltage-gain [27] , but their input and output sides do not share the common ground, which may result in maintenance safety and EMI problems. In addition, the output diode can be replaced by an inductor in the Z source dc-dc converters [28] , but the voltage-gain is reduced unexpectedly. The diode rectification quasi-Z (DRqZ) source circuit is another modified energy storage circuit structure which has been proposed for the combination of a low voltage dc source and an inverter [29] , [30] . It can also be used in the step-up dcdc converters with the features of lower capacitor voltages and the common ground [31] , but its voltage-gain is the same as the conventional Z source dc-dc converters, and the voltage stress of the power switch is still as high as the output voltage. The coupled inductor-based Z source dc-dc converters can achieve high voltage-gain by setting the turn ratio of the coupled inductor [32] . However, the spike voltage of the power switches may be very large due to the leakage inductor of the coupled inductor. In [33] , a common grounded Z source dc-dc converter with high voltage-gain is presented by changing the connection way of the grounding, the input source and the load are located on the same side of the Z source, instead of being located on both sides of the Z source. It is analyzed in [33] that the voltage stress of the power semiconductors is reduced in the range of half of the output voltage to nearly the output voltage, when increasing the duty cycle (voltage-gain). In addition, the current stress of the power switch is several times as high as the output current while increasing the duty cycle (voltage-gain).
In this paper, a wide input-voltage range boost three-level dc-dc converter with a diode rectification quasi-Z source (BTLDRqZ) is proposed as a solution which can reduce the voltage stress of all semiconductors to half of the output voltage; it also has a common ground for the input and output by using the flying-capacitor three-level structure, and operates well with a high voltage-gain, proper duty cycles (0.5 <= d < 0.75), and balancing of the voltage of the flying capacitor without additional hardware. Although one more power switch and diode are employed compared to the conventional quasi-Z source boost dc-dc converter, the lower rated voltage semiconductors with lower on-resistance can replace the higher rated voltage devices. In addition, the equivalent frequency of the inductor current and the capacitor voltage ripple in the proposed topology is double the switching frequency due to using one additional power switch, diode, and flying capacitor, achieved by using the flying-capacitor three-level structure with two phaseshifted 180°gate driving signals. These features are beneficial to improve efficiency. In order to improve the efficiency of the proposed converter further, the boost three-level dc-dc converter with a synchronous rectification quasi-Z source (BTL-SRqZ) is additionally proposed, based on the BTL-DRqZ. This paper is organized as follows: in Section II, the topology of the BTLDRqZ for fuel cell vehicles is presented. The operation principles of the converter topology with a synchronous rectification quasi-Z source are discussed in Section III. In Section IV, the parameters of all components are designed, and the losses of the proposed topology are analyzed. Then, the experimental results measured from the prototype are analyzed in Section V. Finally, the conclusion is delivered in Section VI.
II. TOPOLOGY OF DRQZ SOURCE CONVERTER
In order to widen the step-up voltage gain of the Boost dc-dc converter, the DRqZ source net "L 1 -L 2 -D 1 -C 1 -C 2 " has been investigated. The input of the converter is comprised of the voltage source of the fuel cell U FC = U in and its associated reverse blocking diode D FC . A three-level dc-dc converter with flying-capacitor is adopted, to halve the voltage stress on the power devices and also allow U in and the dc-link bus to have a common ground. The resulting BTL-DRqZ for a fuel cell vehicle is shown in Fig. 1 .
III. OPERATION PRINCIPLES
A. Operation States
According to Fig. 1 , there are four switching states "S 1 S 2 " in a switching period, i.e., S 1 S 2 = 11, 10, 01, 00, where "1" represents the power switches Q 1 , Q 2 "ON," and "0" represents Q 1 , Q 2 "OFF". L 1 and L 2 are storing energy, while C 1 and C 2 are discharging energy when S 1 S 2 = 11. In the other switching states, L 1 and L 2 discharging energy, whereas C 1 and C 2 are charging. In addition, the sequence of the switching states in a switching period is related to the duty cycle ranges of the power switches Q 1 , Q 2 . For example, Sequence I "01-00-10-00-01" appears within the range of 0 < d 1 = d 2 < 0.5, while Sequence II "01-11-10-11-01" can be obtained by the range of 0.
are the corresponding duty cycles for Q 1 and Q 2 in a boost three-level dc-dc converter. However, the inductors L 1 and L 2 only discharge in Sequence I, due to the absence of switching state S 1 S 2 = 11. Therefore, it is likely that the proposed converter operates within the range of 0.
In the active switching states, the energy flow paths between the fuel cell stack source, inductors, and capacitors are shown in Fig. 2 , and the pulse width modulation (PWM) strategy and important waveforms are illustrated in Fig. 3 . In Fig. 2 In another active switching state S 1 S 2 = 11, D 1 is OFF due to the reverse voltage of L 1 . As a result, two energy flow paths are left, as shown in Fig. 2(c) . In loop-1, C 1 (which stays in a series connection with U in ) is discharging, while L 1 is charging through D FC , Q 1 , and Q 2 ; similarly, C 2 is transferring energy to L 2 through Q 1 and Q 2 in loop-2. Consequently, the instantaneous PWM voltage of the converter U pn = 0 (S 1 S 2 = 11) can be obtained as shown by (n) in Fig. 3 .
B. Operation With Wide Range of Voltage-Gain
In order to simplify the explanation, it is assumed the capacitance of the capacitors in Fig. 1 is infinite, as well as the inductance of the inductors. Therefore, capacitors C 1 , C 2 are seemed to be constant voltage sources, and L 1 , L 2 can be considered as constant current sources. In addition, the flyingcapacitor voltage is half of the output voltage U O , e.g., U C fly = U O /2. When S 1 S 2 = 01 or S 1 S 2 = 10, L 1 and L 2 are discharging. Thus i L1 and i L2 are identical in Fig. 2(a) and (b) , and the voltages across L 1 and L 2 are also equal
By means of Fig. 2(a) , (b) and Kirchhoff's Voltage Laws (KVL), the voltage balance equations can be obtained as follows:
When S 1 S 2 = 11, L 1 , and L 2 are charging, their voltages u L 1 ch and u L 2 ch can be described as follows from Fig. 2(c) and KVL:
According to (1) and (2), the discharging voltage across L 1 can be written as
while the charging voltage of L 1 is obtained by virtue of (2)-(4)
Regarding the charging/discharging time of L 1 , when S 1 S 2 = 01 and S 1 S 2 = 10, the discharging time t L 1 dis of L 1 is described as follows by means of the PWM modulation strategy shown by (a)∼(c) in Fig. 3 :
where d 1 = d 2 = d are the duty cycles of Q 1 and Q 2 , respectively, m is the modulation index, and T is the carrier period. In current continuous mode, the voltage-second balance equation for L 1 can be established as follows, by means of the equal charging and discharging energy in each carrier period:
As a result, the step-up voltage-gain M of the BTL-qZ can be obtained by the combination of (4)-(8)
where 0.5 ≤ d < 0.75. In addition, the capacitor voltages across C 1 and C 2 can also be gained by virtue of (2), (4), and (9)
By means of (9), the proposed topology in Fig. 1 has a wider step-up voltage-gain range, especially the duty cycles of Q 1 and [23] , common ground converter in [33] , and proposed one.
Q 2 are kept within the range of [0.5, 0.75). Consequently, the conventional boost three-level dc-dc converter's dilemma between the high voltage-gain and the nonextreme duty cycles can be solved by the proposed topology. In Fig. 4 , it is shown the comparison of voltage-gain M via duty cycles d among the conventional boost three-level converter, the interleaved converter in [23] , the common ground converter in [33] , and the proposed one. Therefore, the proposed converter in Fig. 1 has a wider range of voltage-gain than those previously presented. Even if it operates with lower voltage-gain (i.e., M = 2), the more proper duty cycles [0.5, 0.75) will appear, rather than the extreme low duty cycles in [23] and [33] .
C. Self-Balance of Flying-Capacitor Voltage
According to Fig. 2(a) , (b), L 2 is discharging, and its voltage u L 2 dis is just the voltage across C 1 u L 2 dis ≡ U C 1 , (S 1 S 2 = 01, 10).
When S 1 S 2 = 01, D 2 and Q 2 are ON as shown in Fig. 2(a) , so the flying-capacitor voltage U C fly 01 across C fly can be described as follows by (11):
Similarly, when S 1 S 2 = 10, Q 1 and D 3 are ON as shown in Fig. 2(b) , the flying-capacitor voltage U C fly 10 can also be obtained
While S 1 S 2 = 11, Q 1 and Q 2 are ON, but D 2 and D 3 are OFF as shown in Fig. 2(c) . Consequently, the flying-capacitor voltage U C fly 11 is maintained. According to (12) and (13), it is concluded the flying-capacitor voltage U Cfly directly depends on the sum of U C 1 and U C 2 from the DRqZ source net. Furthermore, the obvious relationship between U C fly and the output voltage U O is deduced from (10)
From the analysis above, it can also be further concluded that the flying-capacitor voltage U C fly is clamped by the sum of U C 1 and U C 2 from the DRqZ source net, and U C fly can follow half the output voltage U O by this self-balance characteristic, both in the converter's static and dynamic states. Therefore, extra balanced controls for the flying-capacitor voltage can be removed, and the voltage stress of all power semiconductors can still be constant at half the output voltage.
D. Synchronous Rectification Operation for Quasi-Z Source
According to (14) and Fig. 2 , the voltage stress of the power semiconductors Q 1 , Q 2 , D 2 , and D 3 is half the output voltage. Regarding the voltage stress of D 1 from the DRqZ source system, its blocking voltage is just the sum of U C 1 and U C 2 when S 1 S 2 = 11, as shown in Fig. 2(c) . Therefore, it is also half the output voltage (10). These advantages above are beneficial to reducing the conduction losses by using appropriate semiconductors, which are of lower on-resistance or lower voltage drop.
The other cause of the conduction losses is the current flowing through the diodes, i.e., D 1 ∼ D 3 shown in Fig. 1 . The instantaneous currents i D 1 , i D 2 through D 1 and D 2 can be described as follows when S 1 S 2 = 01, by means of Fig. 2(a) and Kirchhoff's Current Laws
where i C 2 > 0 is the instantaneous current flowing through C 2 , i L 1 and i L 2 are the instantaneous currents of L 1 and L 2 , as shown in Fig. 2(a) . Similarly, the instantaneous currents i D 1 and i D 3 through D 1 and D 3 can also be written as follows when S 1 S 2 = 10:
while D 1 ∼ D 3 are OFF when S 1 S 2 = 11. Therefore, when S 1 S 2 = 01, 10, the relationships of i D 1 ∼ i D 3 to i L 1 can be obtained as follows by means of (15), (16) , the referred relations
Consequently, it is concluded that the instantaneous currents flowing D 2 , D 3 of the proposed converter are smaller than the corresponding input current of the voltage source. But, the instantaneous current flowing in D 1 from the DRqZ source network is larger than the corresponding input current of the voltage source. As a result, the conduction loss of D 1 must be the largest among D 1 ∼ D 3 . In addition, D 1 can be replaced by the synchronous rectification MOSFET Q SR (D SR is its antiparallel body diode), which is of lower on-resistance. This proposed BTL-SRqZ for the fuel cell vehicles is shown in Fig. 5 . The voltage stress of Q SR is also half the output voltage as follows when S 1 S 2 = 11
As to the gate driving signal S SR for the synchronous rectification power switch Q SR , it can be obtained from "Exclusive 
The antiparallel body diode D SR conducts when Q SR is turned OFF in advance, and the current flows through D SR instead of Q SR . As a result, the voltage stress of Q SR is just the forward voltage drop of D SR , i.e., Q SR is turned OFF with near zero-voltage switching (ZVS), as shown by (d)∼(f) in Fig. 6 . Similarly, Q SR is turned ON with ZVS.
IV. COMPONENT PARAMETERS DESIGN
A. Power Switches and Diodes
From (10) and (14), it is shown that the voltage U C fly of the flying capacitor C fly is half of the output voltage U O , as well as the total voltage of C 1 and C 2 . The voltage stress of the power switches and diodes employed in the proposed topology can be deduced in terms of the energy flow paths among the voltage source, inductors, and capacitors during their effective switching states as shown in Fig. 2 . When S 1 S 2 = 01, Q 1 and D 3 are in the OFF state as shown in Fig. 2(a) . Therefore, the blocking voltages of Q 1 and D 3 are U C fly and (U O − U C fly ), respectively. When S 1 S 2 = 10, Q 2 and D 2 are turned OFF as shown in Fig. 2(b) . So, the voltage stresses of Q 2 and D 2 are clamped by (U O − U C fly ) and U C fly , respectively. When S 1 S 2 = 11, D 1 ∼ D 3 are in the OFF state as shown in Fig. 2(c) . As a result, the blocking voltages of D 1 ∼ D 3 are (U C 1 + U C 2 ), U C fly and (U O − U C fly ), respectively. Stated thus, the voltage stresses of all semiconductors are obtained as follows:
With regard to current stresses (namely average currents in the ON state) of the semiconductors Q 1 , Q 2 , D 1 ∼ D 3 , they can be obtained as (21), 
It is noted that when S 1 S 2 = 10 and 01, the current stresses of Q 1 and Q 2 are lower, [they are the same as the current stresses of D 3 and D 2 , respectively, as described in (21)], while they are as high as double the average currents of the inductors, i.e., 
B. Inductors and Capacitors
According to the charging and discharging states of the inductors L 1 and L 2 as shown by (b)∼(e) in Fig. 3 , L 1 and L 2 are in the charging state when S 1 S 2 = 11. The inductances of L 1 and L 2 can be deduced as
where Δi L 1 and Δi L 2 are the current fluctuations of L 1 and L 2 , and f s is the switching frequency. Combining (23) with (9) and (10), the inductances of L 1 and L 2 can be obtained as (24) , which relates the output voltage U O , the inductor current fluctuations Δi L 1 and Δi L 2 , the switching frequency f s , and the duty cycle d
When S 1 S 2 = 11, C 1 and C 2 are in the discharging state, the capacitances of C 1 and C 2 can be deduced as (25) , in terms of Fig. 2(c) and
where ΔU C 1 and ΔU C 2 are the capacitor voltage fluctuations of C 1 and C 2 . Regarding the flying capacitor C fly , it is discharged when S 1 S 2 = 10 as shown in Fig. 2(b) , and the capacitance of C fly can be obtained as
where ΔU C fly is the capacitor voltage fluctuation of C fly , that is not related with the duty cycle d of power switches. In terms of Fig. 2(b) , the output capacitor C O is only charged when S 1 S 2 = 10; the capacitance of C O can be deduced as
where ΔU O is the capacitor voltage fluctuation of C O .
C. Comparisons With Other Step-Up Solutions
According to the deduced above, the comparisons can be drawn between the proposed and the other step-up solutions as shown in Table I . The conventional boost and three-level boost dc-dc converters need one inductor, respectively, but their ideal voltage-gain of 1/(1−d) is limited due to the effects of parasitic resistance and extreme duty cycles. It is noted that the voltage stress of four semiconductors in the three-level boost dc-dc converter can be reduced a half comparing with that of the conventional one, due to using two additional semiconductors and one flying capacitor. The high voltage-gain step-up dc-dc converters in [23] and [33] need two inductors, respectively. Although six semiconductors are employed in the converter without the snubber circuit in [23] , there still exist two diodes with the voltage stress of U O , and its maximum conversion efficiency is about 92.6%. While a maximum conversion efficiency of the converter in [33] is improved to 94%, three semiconductors and three capacitors are needed. However, the voltage stress of all the semiconductors is between U O /2 and U O , e.g., 3U O /4, rather than U O /2. Regarding the proposed converter, the number of main components is between those of the converters in [23] and [33] , the voltage stress of all the semiconductors is U O /2, and its maximum conversion efficiency can be 95.66%, which is higher than those in [23] and [33] . 
Fig. 7. Experimental prototype.
V. EXPERIMENTAL RESULTS AND ANALYSIS
In order to verify the feasibility and effectiveness of the proposed BTL-SRqZ for fuel cell vehicles, a scale-down 1.2 kW BTL-SRqZ converter prototype was constructed as shown in Fig. 7 . In the experiment, the fuel cell stack source U FC = U in is replaced by an adjustable dc-voltage source with a range of U in = 60 ∼ 150 V, and the converter voltage loop is controlled by a TMS320F28335 DSP. The power circuit IXTK102N30P MOSFETs (its rated voltage is 300 V, and its rated current is 102 A, while the output voltage of the converter is U O = 400 V), and DSEC60-03A Schottky Barrier Diodes are used. In addition, the switching frequency is f s = 10 kHz, the dead time is t d = 1 µs, the initial values of the qZ source inductors are L 1 = 228 µH and L 2 = 225 µH, respectively, the load resistor is R L = 133 ∼ 400 Ω, and the reference output voltage is 400 V. The main experimental parameters of the proposed converter are shown in Table II .
Even when the input voltage is U in = 40 V, the experimental PWM voltage U pn is shown in Fig. 8, and The experimental results of the synchronous rectification ZVS for the SRqZ source system are shown in Fig. 9 . Because of the dead time t d = 1 µs, Q SR is bound to be turned ON with a delay, and the antiparallel body diode D SR is conducted during the dead time. It is noticed that the voltage stress of Q SR changes from the forward voltage drop of D SR to half the output voltage during the dead time. Therefore, Q SR can be turned OFF with ZVS, as shown in Fig. 9 . Similarly, the voltage stress of Q SR changes from half the output voltage to the forward voltage drop of D SR during the dead time. Thus, Q SR can be turned ON with ZVS. As for the applicability of the proposed converter for the fuel cell vehicles, the experimental results, in which the input voltage U in is changed gradually from the wide range of 120 to 40 V over dozens of seconds are shown in Fig. 10(a) . It is seen that the output voltage U O nearly stays around the reference voltage 400 V under the action of the voltage control loop, and the wide step-up voltage-gain (U O /U in ) range changes from 3.3 to 10. In fact, the actual voltage-gain in the voltage control loop is more than 3.3 to 10 due to the losses compensation of the converter's operation. Correspondingly, the input current (i L 1 ) increases gradually with the wide-range changed input voltage (from 120 to 40 V), as shown in Fig. 10(b) , when the load is constant. Under the voltage control loop, the proposed BTL-SRqZ converter operates well in conditions of the output voltage U O = 400 V, and the output power P O = 1.2 kW. The output PWM voltage U pn and the inductor current i L 1 are shown in Fig. 12(a) . The inductor L 1 is charged when the instantaneous PWM voltage of U pn is zero (S 1 S 2 = 11). Then the inductor L 1 is discharged when U pn stays at U O /2 = 200 V (S 1 S 2 = 01 or 10). In addition, the current i L 2 of the inductor L 2 is nearly the same as that of L 1 , as shown in Fig. 12(b) . Therefore, the inductors of the qZ source are charged and discharged twice during each switching period. Compared with the converter in [33] , there are one additional active power switch and two more diodes in the proposed converter. However, the equivalent switching frequency of the proposed converter is double the one of the converter in [33] . All the volumes of capacitors and inductors in the quasi-Z-source can be reduced by almost a half compared with those of the converter in [33] . In addition, the quasi-Z-source capacitor voltage stresses are lower than those of the converter in [33] . Therefore, the volume of the proposed converter can be significantly reduced compared to that of the converter in [33] .
In order to validate the dynamic behavior of the proposed converter, an experiment was carried out which used a step change of load between 133 and 200 Ω, and the output voltage and inductor current are shown in Fig. 13 For the wide input-voltage range operation of the proposed converter, the conversion efficiencies related to the variable input voltages (e.g., 60, 80, ······, 140, 150 V) and the different output powers (e.g., 400, 800, 1200 W) are measured by a Power Analyzer (Yokogawa-WT3000). Then, the relationship between the efficiency, the variable input voltages, and the different output powers in SR operation are illustrated in Fig. 14 . It is noticed that the maximum measured efficiency in SR operation is about 95.66% as shown in Fig. 14 . In addition, when the output power is constant and the input voltage declines, the efficiency decreases correspondingly, due to the increasing losses caused by the growing input current. In the same conditions above, the efficiencies in DR operation are also measured, and the SR efficiency is higher than that of DR. The minimum efficiency difference area appears around the medium input voltage (U in = 120 V), and its average efficiency difference is about 0.6%. While the maximum efficiency difference area exists around the lower and higher input voltage (U in = 80 V and 150 V) areas, and its average value is near 0.85%.
The calculated loss distributions for the experiment when U in = 150 V and P O = 1200 W are shown in Fig. 15 . In DR operation, the total losses of the converter are 57.06 W, and the loss distribution is shown in Fig. 15(a) . The turn-on and turn-off (switching) and conduction losses of Q 1 and Q 2 account for 39.87% of the total losses. The conduction losses of all diodes D 1 − D 3 and D FC account for 41.57% of the total losses, which is a little more than the switching and conduction losses of Q 1 and Q 2 , due to the higher conduction loss of D 1 (in the quasi-Zsource). However, the total losses of the converter are reduced to 49.26 W in the SR operation, and the loss distribution is shown in Fig. 15(b) . The switching and conduction losses of Q 1 and Q 2 account for 46.19% of the total losses, and the conduction losses of D 2 , D 3 , D FC , and Q SR are reduced to 32.32% of the total losses due to the SR operation of Q SR , instead of D 1 in the quasi-Z-source.
VI. CONCLUSION
The topology of the BTL-SRqZ is proposed in this paper. It has the advantages of lower voltage stress for the power semiconductors and the common ground between the input and output sides, as well as the wider range of the voltage-gain with modest duty cycles [0.5, 0.75) for the power switches. In addition, the voltage of the flying capacitor can be clamped well at half the output voltage by the capacitor voltages of the quasi-Z source net in both the static and dynamic states. At the same time, the synchronous rectification power switch operates with ZVS turn-on and turn-off, and the losses of the quasi-Z source circuit can be reduced by the synchronous rectification operation. Therefore, it is suitable to vehicles powered by a fuel cell stack which has a soft output characteristic.
